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Abstract—This paper presents an Improved Alternate Arm
Converter where the director switches of the upper and lower
arms of the conventional alternate arm converter are rearranged
as a conventional two-level converter. The flying capacitor (i.e. the
capacitor across the director switches) in each phase leg facilitates
seamless current commutation between the upper and lower
arms, and eliminates the need for the main dc-link capacitor
across the positive and negative dc rails. The modifications
introduced to the power circuit necessitate the proposed converter
to adopt a new operating regime that ensures simultaneous
conduction of the upper and lower arms of each phase leg as
in the modular multilevel converter. The operating principle,
modulation methods of the proposed converter, and sizing of
its main components are described in detail, and substantiated
by simulations.
Index Terms—HVDC, Multilevel converters, Voltage Source
Converter
I. INTRODUCTION
Efficient transmission systems are critical for connection
of weak ac networks and remote offshore wind farms [1].
Existing multilevel voltage source converter (VSC) based
HVdc transmission systems have received universal accep-
tance from the power industry [2], [3], because they satisfy the
requirements of high efficiency and high power quality on both
ac and dc sides, while providing internal fault management
which is critical for ensuring continuous operation during cell
failure [4]–[6].
Reverse-blocking converters are increasingly important as
they provide a means to ride-through dc short-circuit faults,
with only short periods of power interruption between the
connected ac grids. This is achieved without significant impact
on voltage stability as the reverse-blocking converters can
prevent or control the ac-side contribution to the dc fault
current. Hence, reactive power within connected ac grids
will no longer flow uncontrollably. In multi-terminal HVdc
networks which utilize reverse-blocking converters, dc-link
voltage remains at zero after fault clearance, as long as the
converter terminals remain blocked. This clearly provides the
opportunity for complete replacement of expensive dc circuit
breakers with lower-cost dc disconnectors [7].
At present, there are two competing approaches to the
realization of dc fault blocking converters. The first approach
incorporates Full-Bridge (FB) cells into variants of the Mod-
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Fig. 1 Phase representation of IAAC.
ular Multilevel Converter (MMC), namely the FB MMC and
Mixed-cell MMC (MC-MMC) [8]. This approach is attractive
due to its efficiency and power quality [9]. However, it is well
suited for applications with confined space, such as offshore
wind farms. The second approach employs so-called hybrid
converters, such as the Alternate Arm Converter (AAC) [10]
that combines the basic operation of an MMC or cascaded
multilevel converter with a conventional two-level converter.
The AAC has, for example, fewer cells than the equiva-
lent MMC, making it suitable for applications with reduced
space requirements. However, due to its fundamental operating
regime, it has inferior power quality and performance during
dc and asymmetric ac faults [11]. Most of these hybrid
topologies lack the power quality of an MMC and require
filters, thereby making the claim of total converter station
footprint reduction debatable.
This paper presents an Improved Alternate Arm Converter
(IAAC) that utilizes FB chain-links and a Flying Capacitor
(FC) across the upper and lower arm director switches of
each phase leg to mimic the fundamental operation of the
conventional three-level flying capacitor converter [12]. The
FB chain-link in each arm of the IAAC is rated for a fraction of
the full dc-link voltage, while FC based director switches are
rated for a half of the dc-link voltage. The operating principle,
modulation and energy management of the FB chain-links
and FC are described in detail. It is shown that the proposed
IAAC generates high-quality sinusoidal output, with similar
operation to a converter previously proposed by the authors
[13]. Additionally, the arm currents of the IAAC do not
exhibit abrupt changes, irrespective of load power factor. These
characteristics contribute to a significant improvement in the
quality of the ac and dc-side waveforms generated by the
proposed converter, making the need of ac and dc filtering
unnecessary.
The paper is organized as follows: Section II describes
the theoretical principles that underpin the operation and
modulation of the proposed converter. Section III presents
illustrative simulation results to corroborate the theoretical
analysis. Section IV presents the conclusions, where the main
findings of this research are summarized.
II. PROPOSED CONVERTER
A. Converter design and operation
Fig.1 shows one phase leg of the proposed IAAC topology.
Each arm of the IAAC consists of series-connected FB cells
(FB chain-link) and a Director Switch (DS). A flying capacitor
is connected across the director switches of the upper and
lower arms of each phase leg. The FC in each phase leg is
rated for half of the dc-link voltage Vdc. The modulation of the
proposed IAAC must therefore utilize the FC of each phase leg
to alternatively support the upper and lower arms, principally
during the synthesis of voltage levels above Vdc
2
. In contrast,
the FB chain-link of each arm is utilized to synthesize voltage
levels below Vdc
2
. To extend the modulation index linear range
to 1.27 p.u. as in the conventional AAC, the FB chain-link of
each arm of the IAAC must be sized to block 2
pi
Vdc.This design
extends the voltage generation capability of the FB chain-link
of each arm to 2
pi
Vdc, and offers extra redundancy for voltage
synthesis in the voltage range between 0 and 2
pi
Vdc, which
could be used to ensure the energy balance of the FC and FB
cell capacitors. For over-modulation, the ac voltage reference
mrefj that originates from the controller has to be modified
as in (1).
mrefj =
4
pi
·M · cos(ωt+ δj) (1)
Subsequently, the ac reference is normalized for setting the
total arm voltages mnormj,k as described in (2).
mnormj,k =
1±mrefj
2
(2)
The normalized reference is manipulated for modulating the
FB chain-link mstackj,k and for DS operation SDSj,k , as is
described in (3) and (4). The modulating voltage references
are illustrated in Fig. 2.
mstackj,k =
{
mnormj,k − 0.5 if mnormj,k > 0.5
mnormj,k if mnormj,k < 0.5
(3)
Fig. 2: Modulation voltage references (p.u.) (a) ac voltage, (b) director
switches (c) FB chain-link, (d) normalized total arm voltage reference.
SDSj,k =
{
1 if mnormj,k > 0.5
0 if mnormj,k < 0.5
(4)
Conventional capacitor voltage balancing techniques such as
sorting, tolerance band and cell reference modulation methods
can be applied to the chain-links. FC voltage balance is
achieved by observing arm current polarity and manipulating
the director switches, taking into account the voltage mag-
nitude across the FC. Fig. 3 shows the conduction paths in
the upper and lower arms of the IAAC as it synthesizes
different output phase voltage levels for positive output phase
current (when output current direction is from the converter
toward the ac grid). Notice that the two arms of the IAAC
conduct simultaneously, and that turning the arm DS on and
off bypasses and inserts the FC. The DS in each phase leg
operate in a complementary manner, i.e. turning on the upper
arm DS precludes the lower arm DS from being turned on).
Furthermore, turning on the upper arm DS inserts the FC
into the lower arm, and this increases the blocking voltage
of the lower arm to 1.137 Vdc, whilst the blocking voltage
of the upper arm remains at 2
pi
Vdc. This means that with
complementary operation of upper and lower arms of the
IAAC, as in the MMC case, the entire voltage in the upper arm
will be synthesized by the FB chain-link, while the voltage in
the lower arm will be synthesized by the combination of FB
chain-link and FC. The opposite is true when the lower arm
DS is turned on.
The total inertia HIAAC of the converter is described as:
HIAAC = 3
Ephase
S
(5)
Ephase = 2 Echain + Efc (6)
where Echain and Efc are the energy stored in chain-link and
FC respectively. The stored energy per IAAC is equivalent to
inertia constant HIAAC which is in the range of 30-40 kJ/MW.
(a) (b)
Fig. 3: Upper (solid line) and lower (dotted line) arm currents path (a) upper
DS conduction, (b) lower DS conduction
The total arm capacitance Carmreq must be sized to cater for
stored energy requirements Echain and Efc and is calculated
according to the chain-link and FC equivalent capacitances,
Cchain and Cfc respectively, as shown in (7).
Carmreq =
Cchain · Cfc
Cchain + Cfc
(7)
Since the blocking voltage of the FB chain-link is 2
pi
Vdc, the
number of FB cells per chain-link NFB is described as:
NFB =
2 Vdc
pi · Vcell
(8)
where Vcell is the voltage across an FB cell.
B. Converter Analysis
The cell capacitor current in each individual cell can be
described in terms of arm current ij,k and the switching
function scell−nj,k {-1,0,1} as stated in (9):
icell−nj,k = (1− scell−nj,k) · ij,k (9)
Each arm voltage (11) is formed by the summation of indi-
vidual cell voltages vcell−nj,k as described in (10):
vcell−nj,k(t) =
1
Ccell
·
∫ t
t−∆t
(
icell−nj,k(t)
)
dt (10)
where ∆t is the time step of the discrete integration.
vstackj,k =
Ncell∑
i=1
[
(1− scell−nj,k) · vcell−nj,k
]
(11)
The voltage across the dc link can be expressed in terms of
the instantaneous upper and lower arm voltages ( vj,u, vj,l) of
the same phase leg, as shown in (12):
varmj,k = vstackj,k + Vfc · (1− SDSj,k) · dVfc (12)
where dVfc is the voltage ripple across FC. DS has to be sized
according to the voltage which is described in (13).
VDS =
Vdc
2
+ dVfc (13)
Consequently the dc voltage Vdc can be defined as:
Vdc = varmj,u + varmj,l (14)
The following voltage equations can be defined:
ej = −vj,u −
Larm
2
·
dij,u
dt
+ Lac ·
dij,ac
dt
+
Vdc
2
(15)
ej = vj,l +
Larm
2
·
dij,l
dt
+ Lac ·
dij,ac
dt
−
Vdc
2
(16)
where Larm and Lac are the arm and ac-side inductances
respectively (as shown in Fig. 1) and ej is the ac-side grid
phase voltage. The upper and lower arm currents in each phase
can be expressed by (17) and (18) respectively:
ij,u =
ij,ac
2
+ ij,diff (17)
ij,l = −
ij,ac
2
+ ij,diff (18)
where ij,ac and ij,diff are the ac output phase and differential
currents respectively. Current ij,diff flows through the upper
and lower arms and can be defined by (19):
ij,diff =
ij,u + ij,l
2
= ij,dc + ij,cc (19)
idc = ia,dc + ib,dc + ic,dc (20)
where ij,dc and ij,cc are the dc and circulating currents respec-
tively, and the latter occurs due to the unbalanced voltages (21)
between the upper and lower arms in each phase
vj,diff =
Vdc
2
− vj,u = −
Vdc
2
+ vj,l =
vj,l − vj,u
2
(21)
where vj,diff is the differential voltage between the upper and
lower arms.
From the preceding analysis it is evident that, in contrast to
the AAC, the proposed converter has uninterrupted, symmet-
rical arm currents.
C. Converter power losses
The semiconductor power losses are calculated using a
method previously described by the authors [9], and are
compared in Table I for several state of-the-art converters. The
table also compares the numbers of semiconductor devices
in each converter, with reference to the HB-MMC. Observe
TABLE I: Converters’ efficiency
Cond. Losses [kW] Sw. Losses [kW]
Semiconductors
ratio
HB-MMC 4749 1136 1
MC-MMC 8166 1188 1.50
AAC 8535 1686 1.640
FC-AAC 7324 1973 1.525
that the IAAC has reduced conduction losses compared to the
AAC, whilst the IAAC switching losses are increased due to
hard-switching of the DS. However, the IAAC has higher ef-
ficiency, primarily due to reduced number of semiconductors.
III. SIMULATIONS
This section assesses the viability of the IAAC when it
is connected to a stiff dc source and a strong ac network,
and operates in active and reactive power control mode, with
decoupled dq current controller [9]. The simulations were
based on the parameters shown in Table II.
TABLE II: Specifications
S [MVA] 1045
VDC [kV] 640
Vchain/VDS [kV] 388/375
Vgrid/Vconv [kV] 400/500
Arm inductance [%] 15
Transformer reactance [%] 18
Chain-link capacitance [µF] 54
FC capacitance [µF] 27
Ncell 255
Fig. 4(a) to (c) show the FB chain-link, DS and total arm
voltages. The total arm voltages are synthesized from the
FB chain-link and DS voltages, using the over-modulation
mentioned in Section IIA. The FB chain-link provides voltages
to enable arm voltages below zero and above Vdc. In contrast
to the conventional AAC the DS voltages of the IAAC exhibit
fast and abrupt switching, which indicates hard switching and
which necessitates the series connection of IGBTs in the DS.
The need for series connection might be considered as a
limitation, as the capability to cater for series connection at
hundreds of kV is not widely available. The arm currents in
Fig. 4(d) do not exhibit high di/dt as a result of the current
path, shown in Fig. 3, available under all operating conditions.
Additionally, a second harmonic component appears in the arm
currents similar to that of the conventional MMC. Fig.4(e) and
(f) respectively show that the chain-link total capacitor voltage
and the FC voltage settle at Vdc
2
and exhibit ripple of ±8%.
The chain-link capacitor ripple is influenced by the charging
and discharging process which depends on arm current sign
and the positive/negative voltage insertion of the FB cells. FC
capacitor voltage follows the charging and discharging profile
according to the ac current sign. Fig. 4(g) and (h) respectively
show high-quality ac phase voltage and line current. Finally,
Fig. 4(j) shows the high-quality dc current with ±1.5% ripple,
indicating that no dc filter is required. The 100Hz harmonic
current in each FC is reflected as a low magnitude 300Hz
ripple on the dc current, which can be further reduced by
increasing the value of FC.
Fig. 5 illustrates the PQ capabilities of the IAAC. The
converter successfully operates at various operation points
following the active and reactive power, while there is good
match between the ac and dc power transfer. The spikes
observed on the active power trace at t=2s and t=3s are due
to the rapid reactive power reversal demand.
Fig. 6 demonstrates the dc blocking capability of the IAAC
during a pole-to-pole dc fault. The fault is initiated at t=2s
Fig. 4: IAAC results: (a) FB chain-link voltages, (b) DS voltages, (c) arm
voltages, (d) arm currents, (e) FB chain-link total capacitor voltages, (f) FC
voltage, (g) ac phase voltage, (h) ac current, (i) FC current, (i) dc current.
and immediately dc voltage collapses, while the dc current
rises until arm over-current detection activates the converter’s
Fig. 5 Active and reactive power capabilities of IAAC
blocking state. It should be noted that due to the absence of
any capacitive dc filter, the IAAC dc fault current is reduced
compared to that of the conventional AAC with short-overlap
control [11]. The converter’s blocked state is illustrated in
the arm voltages of Fig. 6(c). The arm and FC capacitor
voltages maintain constant values as arm current flow has been
interrupted.
Fig. 6: dc fault blocking capability (a) dc voltage, (b) dc current, (c) Arm
voltages, (d) arm currents, (e) FB chain-link total capacitor voltages, (f) FC
voltage.
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IV. CONCLUSIONS
This paper proposes an IAAC that offers compact design,
high-quality ac and dc side waveforms, and similar semicon-
ductor losses when compared to AAC and MC-MMC topolo-
gies. The proposed IAAC replaces the large dc link capacitors
required by the conventional short-overlap controlled AAC by
three flying capacitors (one per phase leg and each rated for
half dc link voltage) that do not discharge during dc faults.
The theoretical development and presented, and simulation
results show that the proposed IAAC is promising for HVDC
applications. The main features of the IAAC are:
• Good efficiency with a reduced number of semiconduc-
tors compared to the AAC.
• Continuous arm current operation, which removes the
need for dc filters without affecting the efficiency and
the complexity of the converter.
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